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V I  ABSTRACT 
A semiconductor imaging system preferably having an 
active pixel sensor array compatible with a CMOS fabrica- 
tion process. Color-filtering elements such as polymer filters 
and wavelength-converting phosphors can be integrated 
with the image sensor. 
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ACTIVE PIXEL SENSORS WITH 
FILTERING ELEMENTS 
tronics. As a result, the read-out frame rate is limited by the 
SUBSTANTIALLY PLANARIZED COLOR rate at which the on-chip amplifier can handle charge 
packets divided by the number of pixels in the imager. 
The other types of imager devices have problems as well. 
For example, photodiode arrays usually exhibit high noise 
due to so-called kTC noise which makes it very difficult to 
reset a diode or capacitor node to the same initial voltage at 
the beginning of each integration period. Photodiode array, 
also suffer from lag. Charge injection devices usually exhibit 
10 high noise, but enjoy the advantage of non-destructive 
readout over CCD devices. Hybrid focal plane arrays exhibit 
This Application claims the benefit of the U.S. Provi- 5 
sional Application Ser. No. 601013,700, filed on Mar. 20, 
1996, the entirely of which is incorporated herewith by 
reference. 
ORIGIN OF THE INVENTION 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
low noise but are prohibitively expensive for many aPP1i- 
cations and have array sizes (e.g., 512-by- 
512 pixels). 
In contrast, an APS device receives and processes input 
signals with the active pixel itself, thus eliminating the 
Contractor has elected to retain title. 
FIELD OF THE INVENTION 
charge transfer over distances that are inherent in CCDs. 
avoided in devices, For example, the performance of 
2o APS devices can be maintained as the array size increases. 
The invention is to semiconductor imaging Consequently, many drawbacks associated with CCDs are 
devices and in particular to an imaging device which can be 
fabricated using a standard CMOS process. 
The APS readout rate is usually higher than that of CCDs. 
Since CMOS circuitry is often associated with the image 
sensor, the Dower consumution can be significantlv reduced. 
BACKGROUND AND SUMMARY OF THE 
INVENTION 
An active pixel sensor (“APS’) is a special kind of light APS devices are inherently compatible with CMOS 
sensing device. Each active pixel includes a light sensing 25 processes, allowing reduced cost of manufacturing. Many 
element and one or more active transistors within the pixel on-chip operations and controls can be relatively easily 
itself. The active transistors amplify and buffer the signals implemented including timing and analog-to-digital conver- 
generated by the light sensing elements in the pixels. One sion. APS devices are also less vulnerable to radiation 
type of such APS devices is disclosed in U.S. Pat. No. damage and can be designed for non-destructive readout. 
5,471,515 by Fossum et al., the disclosure of which is 30 Moreover, the active pixels of APS devices allow random 
incorporated herein by reference. access and on-chip signal processing. 
APS devices represent an emerging technology in a wide The invention is embodied in an imaging device formed 
range of imaging applications. APS has a number of sig- as a monolithic CMOS integrated circuit in an industry 
nificant advantages in comparison with the well-developed 35 standard CMOS process, the integrated circuit including a 
and widely used charge coupled devices (CCDs) and other focal plane array of pixel cells, each one of the cells 
imaging technologies including photodiode arrays, charge including a photogate overlying the substrate for accumu- 
injection devices and hybrid focal plane arrays. lating photo-generated charge in an underlying portion of 
CCD devices have a number of advantages because they the substrate, a readout circuit including at least an output 
are an incumbent technology, they are capable of large 4o field effect transistor formed in the substrate, and a charge 
formats and very small pixel size and they facilitate noise- coupled device section formed on the substrate adjacent the 
less charge domain processing techniques (such as binning Photogate having a sensing node connected to the output 
and tirne delay integration), H ~ ~ ~ ~ ~ ~ ,  CCD imagers suffer transistor and at least one charge coupled device stage for 
from a number of disadvantages. For example, CCD imagers transferring charge from the underlying Portion of the sub- 
operates with destructive signal read-out and their signal 45 strate to the sensing node. 
fidelity decreases as the charge transfer efficiency raised to In a preferred embodiment, the sensing node of the charge 
the power of the number of stages. The latter requires a CCD coupled device stage includes a floating diffusion, and the 
imager to have a nearly perfect charge transfer efficiency. charge coupled device stage includes a transfer gate over- 
CCD devices are also particularly susceptible to radiation lying the substrate between the floating diffusion and the 
damage and usually require carefully-designed light shield- 50 photogate. This preferred embodiment can further include 
ing to avoid smear. Furthermore, CCD imagers usually have apparatus, for periodically resetting a potential of the sens- 
high power dissipation for large arrays and limited spectral ing node to a predetermined potential, including a drain 
responsivity range. diffusion connected to a drain bias voltage and a reset gate 
order to ameliorate the charge transfer inefficiency between the floating diffusion and the drain diffusion, the 
problem, CCD imagers are fabricated with a specialized ss reset gate connected to a reset control signal. 
CCD semiconductor fabrication process to maximize their Preferably, the output transistor is a field effect source 
charge transfer efficiency. One limitation is that the standard follower transistor, the floating diffusion being connected to 
CCD process is incompatible with complementary metal a gate of the source follower transistor. Preferably, the 
oxide semiconductor (CMOS) process, while the image readout circuit further includes a double correlated sampling 
signal processing electronics required for the imager are best 60 circuit having an input node connected to the output tran- 
fabricated in CMOS. Accordingly, it is impractical to inte- sistor. In the preferred implementation, the double correlated 
grate on-chip signal processing electronics in a CCD imager. sampling circuit samples the floating diffusion immediately 
Thus, the signal processing electronics is off-chip. Typically, after it has been reset at one capacitor and then, later, at the 
each column of CCD pixels is transferred to a corresponding end of the integration period at another capacitor. The 
cell of a serial output register, whose output is amplified by 65 difference between the two capacitors is the signal output. In 
a single on-chip amplifier (e.g., a source follower transistor) accordance with a further refinement, this difference is 
before being processed in off-chip signal processing elec- corrected for fixed pattern noise by subtracting another 
5,990,506 
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calibration signal which is a difference sensed between the 
two capacitors while they are temporarily shorted. 
One aspect of the present invention is an implementation 
of color filtering, color filters such as polymer filters are 
preferably integrated with an 
color filter for a different color may to used to achieve 
maximum imaging resolution. 
VDD connected to the drain diffusion 50 creates a constant 
potential well 95 underneath the drain diffusion 50. 
A Preferred operation sequence of cell 10 of FIG. 3 is 
described as follows. During an integration period, electrons 
Sensor for color separa- 5 accumulate in the potential well 80 in proportion to photon 
electrode 30. At the end of the integration period, the surface 
potential beneath the floating diffusion 40 is quickly reset to 
a potential level 100 slightly above the potential well 95. 
This is accomplished by the reset signal RST temporarily 
increasing to a higher positive voltage to temporarily 
These and other aspects and advantages of the present remove the Potential barrier 90 and Provide a dOwnward 
invention will become apparent in the light of the potential staircase from the transfer gate potential barrier 85 
following detailed description of preferred embodiments to the drain diffusion potential well 95, as indicated in FIG. 
thereof, as illustrated in the accompanying drawing, in 15 4. 
which: After the reset gate 45 is returned to its initial potential 
(restoring the potential barrier 90), the readout circuit 70 
then the cell 10 is ready to transfer the photo-generated individual focal plane cell of the invention. 
a focal plan array of cells of the type illustrated in FIG. 1. 20 purpose, the photogate signal PG deceases to a less positive 
voltage to form a potential barrier 105 beneath the photogate 
electrode 30 and thereby provides a downward staircase 
surface potential from the photogate electrode 30 to the 
potential well 100 beneath the floating diffusion 40. This 
electrode 30 to the floating diffusion 40, changing the 
potential of the floating diffusion 40 from the level 100 at 
which it was previously reset to a new level 107 indicative 
tion, Alternatively, a plurality of A P S  Sensors each having a flux incident On the substrate 2o beneath the photogate 
10 . BRIEF DESCRIPTION OF THE DRAWINGS 
is a diagram the architecture Of an briefly samples the potential of the floating diffusion 40, and 
FIG. 2 is a plan view Of an integrated circuit constituting charge from beneath the photogate electrode 30, For this 
FIG. 3 is a schematic diagram of the cell of FIG. 1. 
FIG, 
FIG. 5 is a cross-sectional view of an alternative embodi- 25 transfers all of the charge from beneath the 
is a graph of the surface potential in the charge 
transfer section of the cell of FIG. 3. 
ment of the focal plane array of FIG. 2 including a micro- 
lens layer. 
FIG. 6A shows a first embodiment of a single A p S  Sensor a 
with three sets of polymer filters. 
sensor with three sets of polymer filters. 
APS sensors each having a different polymer filter. 
of the amount of chargk accumulated during the integration 
3o period. This new potential of the floating diffusion 40 is 
sensed at the source of the source follower FET 55. 
However, before the readout circuit 70 samples the source of 
the source follower FET 55, the photogate signal PG returns 
to its initial (more positive) voltage. The entire process is 
FIG, 6B shows another embodiment of a single 
6c shows a second embodiment Of a Plurality Of 
FIG. 7 shows an APS device with an integrated phosphor 35 repeated for the next integration period. 
layer. The readout circuit 70 has a signal sample and hold (SIH) 
circuit including an S/H FET 200 and a signal store capacitor 
205 with a first side connected through the S/H FET 200 and 
through the row select FET 60 to the source of the source 
follower FET 55. A second side of the capacitor 205 is 
Of a formed in an capacitor 205 is also connected to the gate of an output FET 
integrated circuit shown in FIG. 2. Each cell 10 includes a 210, The drain of the output FET 210 is connected through 
Photogate 12, a charge transfer section 14 adjacent to the a column select FET 220 to a signal sample output node 
photogate 12, and a readout circuit 16 adjacent to the charge VOUTS and through a load FET 215 to the drain voltage 
transfer section 14. FIG. 3 is a simplified schematic diagram 45 VDD. A signal called ‘‘signal sample and hold” (SHS) 
of a preferred configuration of cell 10. FIG. 3 shows the briefly turns on the S/H FET 200 after the charge accumu- 
photogate 12 with a relatively large photogate electrode 30 lated beneath the photogate electrode 30 has been trans- 
overlying the substrate 20. The charge transfer section 14 ferred to the floating diffusion 40, so that the capacitor 205 
includes a transfer gate electrode 35 adjacent to the photo- stores the source voltage of the source follower FET 55 
gate electrode 30, a floating diffusion 40, a reset electrode 45 50 indicating the amount of charge previously accumulated 
and a drain diffusion 50. The readout circuit 16 includes a beneath the photogate electrode 30. 
FET 60, a load FET 65 and a correlated double sampling (SIH) circuit including an S/H FET 225 and a signal store 
circuit 70. capacitor 230 with a first side connected through the S/H 
FIG. 4 shows the surface potential diagram cell 10. The ss FET 225 and through the row select FET 60 to the source of 
photogate electrode 30 is held by a photogate signal PG at the source follower FET 55. The second side of the capacitor 
a positive voltage to form a potential well 80 in the substrate 230 is connected to the source bias voltage VSS. The first 
20 in which photo-generated charge is accumulated during side of the capacitor 230 is also connected to the gate of an 
an integration period. The transfer gate electrode 35 is output FET 240. The drain of the output FET 240 is 
initially held at a less positive voltage by a transfer gate 60 connected through a column select FET 245 to a reset 
signal TX to form a potential barrier 85 adjacent to the sample output node VOUTR and through a load FET 235 to 
potential well 80. The floating diffusion 40 is connected to the drain voltage VDD. A signal called “reset sample.and 
the gate of the source follower FET 55 whose drain 50 is hold” (SHR) briefly turns on the SIH FET 225 immediately 
connected to a drain supply voltage VDD. The reset elec- after the reset signal RST has caused the resetting of the 
trode 45 is initially held by a reset signal RST at a voltage 65 potential of the floating diffusion 40, so that the capacitor 
corresponding to the voltage on the transfer gate 30 to form 230 stores the voltage at which the floating diffusion has 
a potential barrier 90 thereunder. The drain supply voltage been reset to. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
is a simp1ified diagram Of One pixel lo 40 connected to a source bias voltage VSS, The first side of the 
plane array Of many such 
source follower field effect transistor (FET) 55, a row select The readout circuit 70 also has a reset sample and hold 
5,990,506 
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The readout circuit 70 provides correlated double Sam- thereof. This is shown in FIG. 5. A transparent refractive 
pling of the potential of the floating diffusion. The charge microlens layer 110 may be deposited over the top of the 
accumulated beneath the photogate 12 in each integration focal plane array of FIG. 2. The microlens layer 110 consists 
period is obtained at the end of each integration period from of spherical portion 115 centered Over each of the cells 10 
the difference between the voltages at the output nodes s and contoured so as to focus light toward the center of each 
VOUTS and VOUTR of the readout circuit 70. This elimi- photogate 12 in each pixel, This has the advantage of using 
nates the effects Of kTC noise because the difference light that would otherwise fall outside of the optically active 
between VoUTS and VoUTR is independent Of any varia- region of the photogate 12. For example, at least some of the 
light ordinarily incident on either the charge transfer section tion in the reset voltage RST, a significant advantage. 
is i o  14 or the readout circuit 16 (FIG. 1) would be sensed in the 
6A-6c show embodiments Of the 
invention which use color filtering. Color filtering enables 
The plane array corresponding to 
preferably imp1emented in an industry photogate area with the addition of the microlens layer 110, 
standard CMOS fabrication process. Preferably, each of the 
FETs is a MOSFET, the FETs 55,60,65,200 and 225 being 
n-channel devices and the FETs 210, 220, 225, 230, 240, 245 
being p-channel devices, The n-channel MOSFETS and the 
CCD channel underlying the gate electrodes 30, 35, 45 and 
separation Of in an imaging device. CCD 
devices, for for 
the diffusions 40 and 50 may be located in a p-well while the separation in this way. 
p-well, The gate voltage v ~ p  a plied to the gates of the plurality of pixels to have different color filtering properties 
p-channel load FETs 215 and 235 is a constant voltage on to Provide a color filtering effect. Typically this is done by 
the order of +2.5 volts. The gate voltage VLN applied to the 2o using color filters in Some array form, for example, alternate 
n-channel load FET 65 is a constant voltage on the order of green filters interspersed with red and blue filters. An 
+1.5 volts. exemplary filter operation would use a plurality of color 
devices and of the various diffusions are preferably in 25 greenblue with that pattern continuing for the length of the 
accordance with the above preferred industry standard array. 
CMOS process. In one prototype implementation, the area The system in FIG. 6A uses a polymer color filter array. 
of the L-shaped photogate 12 (i.e., the photogate electrode Such polymer color filter arrays are well-known in the art 
30) was about 100 square microns; the transfer gate elec- and are described in various publications, for example, 
trode 35 and the reset gate electrode were each about 1.5 3o “Solid State Imaging with Charge Coupled Devices”, by 
microns by about 6 microns; the photogate signal PG was Albert Theuwissen, Kluwer Academic Press, 1995. Layer 
varied between about +5 volts (its more positive voltage) 600 is preferably a red layer, and is first deposited over the 
and about 0 volts (its less positive voltage; the transfer gate entire chip having an array of sensing pixels (e.& 10, loa, 
signal TX was about +2.5 volts; the reset signal RST was and lob) on substrate 20. Subsequent to deposition, an 
varied between about +5 volts (its more positive voltage) 35 etching technique is used to remove the red filter area 600 
and about +2.5 volts (its less positive voltage); the drain from everywhere except over the desired pixel 10. A pla- 
diffusion 50 was held at about +5 volts. narization layer 602 formed with a transparent polymeric 
since the charge transfer section 14 involves only one material covers the removed areas to thereby planarize that 
equivalent single CCD stage between the photogate 12 and surface. Blue filter 604 is next deposited over the flat surface 
the floating diffusion 40 in the specific embodiment of FIG. 40 formed by red filter 600 and Planarization layer 602. Blue 
3, there is no loss due to charge transfer inefficiency and filter 604 is similarly etched such that it only covers the 
therefore there is no need to fabricate the device with a desired pixel loa. The remaining area is again planarized by 
special CCD process. As a result, the readout circuit 70 as a second Planarization layer 606. Finally, a green filter 610 
well as the output circuitry of the FETs 55, and 60 and 65 can is formed Over that Planarized layer, covering Pixel lob. 
be readily implemented as standard CMOS circuits, making 45 Planarization layer 612 flattens the resulting area so that 
them extremely inexpensive. However, any suitable charge green filter 610 only covers the Pixel lob. 
coupled device architecture may be employed to implement Alternatively, the above processing method can use masks 
the charge transfer section 14, including a CCD having more so that a desired color filter only forms at one or more 
than one stage. For example, two or three stages may be selected pixel locations. Another way of forming color filters 
useful for buffering two or three integration periods. so is to form a first color filtering layer on the entire sensor 
Another feature of the invention which is useful for array. Then the first color filtering layer is patterned to a first 
eliminating fixed pattern noise due to variations in FET desired spatial pattern to expose the rest of the sensor array 
remaining (p-channel) devices are located outside of the A first preferred system as illustrated in FIG. 6A allows a 
The dopant concentrations of the n-channel and p-channel filters in a sequence such as greeniredigreenblueigreeniredi 
threshold voltage across the substrate 20 is a shorting FET that is not covered by the patterned first color filtering layer 
116 across the sampling capacitors 205, 230. After the (a mask can be used to achieve the same and then the 
accumulated charge has been measured as the potential 5s masking layer is etched). Next, a second color filtering layer 
difference between the two output nodes VOUTS and is formed in a second spatial pattern in the exposed areas on 
VOUTR, a shorting signal VM is temporarily applied to the the sensor array with a mask. Lastly, a third color filtering 
gate of the shorting FET 116 and the VOUTS-to VOUTR layer of a third spatial pattern is formed in the remaining 
difference is measured again. This latter difference is a area with a mask. Thus, a single color filtering layer is 
measure of the disparity between the threshold voltages of 60 formed on the Sensor array with a desired distribution of 
the output FETs 210,240, and may be referred to as the fixed different filtering materials. This is shown in FIG. 6B. 
pattern difference. The fixed pattern difference is subtracted Also, other color combinations can be used instead of 
from the difference between VOUTS and VOUTR measured primary colors red, green, and blue. For example, filters for 
at the end of the integration period, to remove fixed pattern colors cyan, yellow and magenta may be used. Furthermore, 
noise. 65 other sequence of forming color filtering parts may be used. 
The inventors found that a light coupling device can be For example, blue filter can be first formed, then the green, 
formed on the sensor array to improve the performance and then the red filter. 
5,990,506 
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According to this embodiment of the present invention, ga-e electrode 41. The signal and reset sample and hold 
each pixel, including the polymer layers for color filtering, circuits of the readout circuit 70 may be any suitable sample 
can be covered by microlens 115A, 155B and 115C. The and hold circuits. Moreover, shielding of the type well- 
microlenses modify the incoming light in conjunction with known in the art may be employed defining an aperture 
the polymer layers. The light is therefore changed by both s surrounding the photogate 12. Also, the invention may be 
microlenses 115A-115C and color filtering parts 612, 606, implemented as a buried channel device. 
and 600. Each pixel, therefore, preferably receives light that 
has been doubly modified in this way. 
This uolvmer color filter array causes the device to lose a 
What is claimed is: 
1. An integrated semiconductor imaging device, compris- 
- I  
certain amount of resolution of the scene being imaged since 10 
some of the pixels are dedicated to a different color. For 
example, if three neighboring pixels are combined to rep- 
resent one color image element, the effective image resolu- 
tion will be reduced by a factor of three. 
A second embodiment shown in FIG. 6C does not lose 
resolution, but instead requires multiple chips to form an 
image. This alternative embodiment uses a plurality of APS 
chips that are substantially identical to one another. Each 
APS chip is coated with a different color filtering film. For 
example, an AOPS device 622 has a green filter 620 in the 2o 
system of FIG. 6C. Therefore, two other APS devices are 
also necessary for a full color operation, each of which acts 
a different color filter. Device 624, for example, includes a 
blue filter 626. This arrangement allows device 622 to 
receive a different color than device 626. Each device is 2s 
preferably covered by microlens 115. The different color 
images from different sensors such as 622 and 624 can be 
correlated to produce a final image. An electronic controller 
650 can be implemented to perform the image correlation. 
The controller 650 receives images of different colors from 30 
different sensors such as 622 and 624 to form the final 
image. 
The inventors further contemplate that a wavelength- 
converting phosphor can be implemented with an APS 
device. This is necessary in some applications since the 
spectral response of an APS device is limited. For example, 
many silicon-based APS devices are limited in visible or 
near infrared spectral bands and not efficient in detecting 
blue, UV, or X-ray bands. A wavelength-converting phos- 
phor is typically tuned to accept radiation of a desired 40 
wavelength, e.g., ultra-violet or x-ray. Therefore, the 
phosphor, when receiving this radiation, emits a photon of 
the proper type to properly excite the underlying silicon. 
atop of a sensor array in an APS device so that a radiation 
signal outside the spectral response range of the APS can 
still be detected. Thus, the advantages of an APS device can 
be utilized. 
A layer of a suitable phosphor 700 is formed on the top of 
the sensor array having active pixels 10 on substrate 20. 
Different phosphors can be used depending on the wave- 
length range of the input signal. The phosphor layer 700 
receives the input radiation and emits photons that are ss 
detectable by the pixels 10. Therefore, the signals from the 
pixels 10 can be converted into an image indicative of the 
input radiation. One application of this system is X-ray 
sensors. 
detail with reference to the preferred embodiments, one 
ordinarily skilled in the art to which this invention pertains 
will appreciate that various modifications and enhancements 
may be predictable. 
floating gate electrode. Such a floating gate is indicated 
schematically in FIG. 3 by a simplified dashed line floating 
3s 
The wavelength-converting phosphor could be deposited 4s 
FIG. 7 shows one preferred embodiment of such a system. so 
Although the present invention has been described in 60 
For example, the floating diffusion 40 may instead be a 65 
a sensor array having a plurality of pixel circuits disposed 
relative to one another on a semiconductor substrate, 
each of said pixel circuits including an optical sensor to 
receive light and an electronic element having at least 
one active transistor to convert said light into an 
electrical signal, wherein said pixel circuits are oper- 
able to generate an indicia indicative of an input scene; 
a first color filtering layer formed on said sensor array to 
cover a first portion of said sensor array and configured 
to transmit light in at least a first selected spectral 
bandwidth and absorb light that is substantially outside 
said first selected bandwidth, said optical sensor in each 
of said pixel circuits in said first portion being respon- 
sive in said first selected spectral bandwidth; and 
a first transparent layer, formed on said sensor array and 
displaced relative to said first color filtering layer to 
cover a remaining portion of said sensor array that is 
not covered by said first color filtering layer, said first 
transparent layer and said first color filtering layer 
being substantially of a same thickness and forming a 
first planarized layer which has a substantially flat 
upper surface on said first sensor array to cover said 
pixel circuits. 
2. A device as in claim 1, further comprising: 
a second color filtering layer formed over said first 
planarized layer and disposed relative to said first color 
filtering layer to cover a second portion of said sensor 
array, said second color filtering layer operating to 
transmit light in at least a second selected spectral 
bandwidth and absorb light that is substantially outside 
said second selected bandwidth, said optical sensor in 
each of said pixel circuits in said second portion being 
responsive in said second selected spectral bandwidth; 
a second transparent layer, formed over said first pla- 
narized layer, displaced relative to said second color 
filtering layer to cover a remaining portion of said first 
planarized layer that is not covered by said second 
color filtering layer, said second transparent layer and 
said second color filtering layer being substantially of 
a same thickness and forming a second planarized layer 
over said first planarized layer; 
a third color filtering layer formed over said second 
planarized layer and disposed relative to said first and 
second color filtering layers to cover a third portion of 
said sensor array, said third color filtering layer oper- 
ating to transmit light at least in a third selected spectral 
bandwidth and absorb light that is substantially outside 
said third selected bandwidth, said optical sensor in 
each of said pixel circuits in said third portion being 
responsive in said third selected spectral bandwidth; 
and 
a third transparent layer, formed over said second pla- 
narized layer and displaced relative to said third color 
filtering layer to cover a remaining portion of said 
second planarized layer that is not covered by said third 
color filtering layer, said third transparent layer and 
said third color filtering layer being substantially of a 
5,990,506 
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same thickness and forming a third planarized layer 
over said second planarized layer, whereby each optical 
sensor in each of said pixel circuits receives a light 
beam that only transmits through one of said first, 
second and third color filtering layers. 
3. A device as in claim 2, wherein said first color filtering 
layer has a first spatial pattern, said second color filtering 
layer has a second spatial pattern, and said third color 
filtering layer has a third spatial pattern. 
4. A device as in claim 3, wherein said first, second, and 
third spatial patterns are arranged with respect to one 
another so that one of said pixels receiving light filtered by 
one of said three color filtering layers has two neighboring 
pixels each receiving light filtered by one of other two of 
said three color filtering layers. 
5. A device as in claim 2, wherein at least one of said first, 
second, and third color filtering layers is made of a poly- 
meric material. 
6. A device as in claim 2, wherein at least one of said first, 
second, and third transparent layers is made of a polymeric 
material. 
7. A device as in claim 2, further comprising a light 
coupling array of microlenses formed on said third pla- 
narized layer, each microlens in said light coupling array 
being positioned over a pixel circuit of said sensor array so 
that light received by said optical sensor passes through one 
of said microlenses and one of said color filtering layers. 
8. An imaging system capable of color filtering, compris- 
ing: 
a plurality of semiconductor substrates separated from 
one another; 
a plurality of sensor arrays respectively formed on said 
substrates and each having a plurality of pixel circuits, 
each pixel circuit in each sensor array including an 
optical sensor to receive light and an electronic element 
having at least one active transistor to convert said light 
into an electrical signal, said sensor arrays disposed 
relative to one another to receive an input image and 
operable to respectively generate indicia of different 
colors of the input image; and 
an electronic controller, coupled to said sensor arrays to 
correlate said indicia of different colors from said 
sensor arrays to compose a final image of said input 
image. 
9. A device as in claim 8, wherein each of said sensor 
arrays comprises a light coupling array of microlenses 
formed over said pixel circuits, each microlens in said light 
coupling array being positioned over a pixel circuit of said 
first sensor array to couple light to said optical sensor in said 
pixel circuit. 
10. A system as in claim 8, wherein said plurality of 
sensor arrays include: 
a first sensor array having a first color filtering layer 
formed to cover respective pixel circuits, operating to 
transmit light in a first selected spectral bandwidth and 
absorb light that is substantially outside said first 
selected bandwidth, said first sensor array producing a 
first image representing said input image in said first 
selected bandwidth; 
a second sensor array having a second color filtering layer 
formed to cover respective pixel circuits, operating to 
transmit light in a second selected spectral bandwidth 
different from said first selected bandwidth and absorb 
light that is substantially outside said second selected 
bandwidth, said second sensor array producing a sec- 
ond image representing said input image in said second 















a third sensor array having a third color filtering layer 
formed to cover respective pixel circuits, operating to 
transmit light in a third selected spectral bandwidth 
different from said first and second selected bandwidths 
and absorb light that is substantially outside said third 
selected bandwidth, said third sensor array producing a 
third image representing said input image in said third 
selected bandwidth, wherein said electronic controller 
correlates said first, second, and third images to form 
said final image with colors based on said first, second, 
and third selected bandwidths. 
11. A system as in claim 10, wherein at least one of said 
first, second, and third color filtering layers is made of a 
polymeric material. 
12. An integrated imaging sensor, comprising: 
an active pixel sensor array, having a plurality of active 
pixels responsive to photons in a first spectral range, 
each of said active pixels having at least one active 
transistor and operating to covert said photons into an 
electrical signal; and 
a phosphor layer formed on top of said sensor array, 
operable to convert radiation in a second spectral range 
into said first spectral range, said second spectral range 
being out of said first spectral range, whereby said 
integrated imaging sensor is operable to detect a signal 
in said second spectral range. 
13. A sensor as in claim 12, wherein said first spectral 
range is within a range in which a silicon-based photosensor 
is responsive. 
14. A sensor as in claim 12, wherein said second spectral 
range is within ultraviolet range or in X-ray range. 
15. An integrated semiconductor imaging device, com- 
prising: 
a sensor array having a plurality of active pixel circuits 
disposed relative to one another on a semiconductor 
substrate, each of said active pixel circuits including an 
optical sensor to receive light and at least one active 
transistor to convert said light into an electrical signal, 
wherein said pixel circuits are operable to generate an 
indicia indicative of an input scene; and 
a substantially planarized color filtering layer formed on 
said sensor array to cover said active pixel circuits and 
configured to effect color filtering and color separation 
on said input scene, said color filtering layer formed of 
an array of color filtering regions which are arranged 
relative to one another in said color filtering layer and 
have an one-to-one correspondence to said active pixel 
circuits, wherein said color filtering regions include at 
least three different types corresponding to three dif- 
ferent transmitted colors. 
16. Device as in claim 15, further comprising a light 
coupling array of microlenses formed over said color filter- 
ing layer, each microlens in said light coupling array being 
positioned over an active pixel circuit of said first sensor 
array to couple light to said optical sensor in said active pixel 
circuit through said color filtering layer. 
17. Amethod for constructing and operating an integrated 
semiconductor imaging device, comprising: 
forming a plurality of pixel circuits disposed relative to 
one another on a semiconductor substrate to provide a 
sensor array, each of said pixel circuits including an 
optical sensor to receive light and an electronic element 
having at least one active transistor to convert said light 
into an electrical signal, wherein said pixel circuits are 




separating frequency components in said input scene into 
three different frequency ranges by using first, second 
and third color filtering layers sequentially formed on 
said sensor array, wherein each of said color filtering 
layers includes a plurality of color filtering regions 
covering selected pixel circuits of said sensor array and 
a plurality of transparent regions disposed relative to 
said color filtering regions to form a planarized layer 
and to cover pixel circuits that are not covered by said 
color filtering regions, and color filtering regions in one 
layer being of a same type that is different from color 
filtering regions of another layer. 
18. A method as in claim 17, further comprising forming 
a microlens array over said third color filtering layer to 
couple said input scene to said pixel circuits through said 
third, second and first color filtering layers. 
19. Amethod for constructing and operating an integrated 
semiconductor imaging device, comprising: 
forming a plurality of pixel circuits disposed relative to 
one another on a semiconductor substrate to provide a 
sensor array, each of said pixel circuits including an 
optical sensor to receive light and an electronic element 
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having at least one active transistor to convert said light 
into an electrical signal, wherein said pixel circuits are 
operable to generate an indicia indicative of an input 
scene; 
separating frequency components in said input scene into 
three different frequency ranges by using a substan- 
tially planarized color filtering layer formed on said 
sensor array to cover said pixel circuits, said color 
filtering layer formed of an array of color filtering 
regions which are arranged relative to one another in 
said color filtering layer and have an one-to-one cor- 
respondence to said pixel circuits, wherein said color 
filtering regions include at least three different types 
corresponding to said three different frequency ranges; 
and 
forming a microlens array over said third color filtering 
layer to couple said input scene to said pixel circuits 
through said third, second and first color filtering 
layers. 
* * * * *  
